Scalar Control of Single-Phase Induction Motor Using PV Fed Modified Seven Level H-Bridge Inverter with Improved Sinusoidal PWM Technique

Ashok Suryawanshi1*, Nilkanth Chopade1, Hrishikesh Mehta2

1Department of Electronics and Telecommunication, Pimpri Chinchwad College of Engineering, Savitribai Phule Pune University, Pune, India
2Research and Development, Aethertec Innovative Solutions, Vidnyan Nagar, Bavdhan, Pune, India

*Corresponding author: ashok.suryawanshi@pccoepune.org

Abstract: This paper proposes an improved modulation technique to control a modified H-Bridge solar photovoltaic (PV) fed seven-level inverter to drive a single-phase 230V, 1/2 HP capacitor start-run induction motor (IM). An improved H-bridge 7-level inverter topology is achieved by reducing the number of switches required to produce seven distinct voltage levels. The speed of the IM is controlled using the concept of scalar control. The pulse width modulation (PWM) signals applied to the switches of the 7-level inverter are generated using a combination of three identical sine wave signals. This combination acts as reference signals, which have an offset equal to the amplitude of the triangular carrier signal. The proposed method is implemented in MATLAB / Simulink® environment, and its result demonstrates that the seven-level inverter can successfully suppress harmonics by more than 50% as compared to the three and five-level inverter without the use of an external LC filter. Moreover, the voltage stress across switches is reduced by 35% even though a smaller number of switches are used in the proposed method.

Keywords: Pulse width modulated (PWM), seven-level inverter, total harmonic distortion (THD), scalar control, induction motor (IM), Solar PV, MPPT Boost

I. Introduction:
The endeavor to employ alternative fuels encourages a quick rise in carbon exhaust emissions prices, resulting in long-term CO2 concentration in the atmosphere (Kazmierkowski et al. 2011). Among the different cleaner energy, sunlight is exquisite with zero greenhouse gas pollutants, and the photovoltaic (PV) technology makes power conversion simple (Rahim, Chaniago, and Selvaraj 2011). It has become a popular source of power for both residential and commercial users (Mishra 2015). This includes solar electric vehicles (EVs), automobile charging points, a significant number of water hydraulic pumps, and freestanding systems for places where the grid connection is unavailable (Metry et al. 2016).

Solar PV (SPV) panels are used to generate photovoltaic electricity, and the output of each panel is supplied into a DC source through a rectifier. The DC-AC converter and the load receive power from a DC link (Saleh and Sumner 2018). SPV production is not continuous, as it varies depending on irradiance and temperature (Hannan et al. 2018). As a result, it is critical to harvest maximum generated power from the PV unit, which is known as maximum power point tracking (MPPT) (Bana et al. 2019), for effective functioning of PV panels even under diverse climatic fluctuations in an annual computation. The DC-DC converter plays an integral role in managing peak energy only when MPPT
is present in a unit since it operates on controlled switching frequency adjustment (Himour and Iffouzar 2020).

Multilevel inverter (MLI) has been chosen in the current scenario focused on the important prerequisite of a DC-AC power converter in a PV, instead of on traditional inverters such as VSI, because it is effective in capable of extracting the supply reliability with substantially less error (Lashab et al. 2021). In comparison to traditional inverters including the flying-capacitor type (FCT) (Hareesh and Jayanand 2021), modern multilayer inverter designs employ a fewer number of circuit components. MLIs are power converters that perform numerous conversions in voltage-based levels and provide improved energy quality, reduced switching inefficiencies, improved system reliability, and high-voltage capabilities. They have been around for approximately twenty years. As a result, among these advantages, multilevel converters have become increasingly popular in recent years (Poorfakhraei, Narimani, and Emadi 2021). The benefits are especially noticeable in standard-size motors used in commercial processes. The diode-clamped, FCT and cascaded H-bridge (CHB) designs have been among the most famous multilevel inverter techniques developed throughout the years (Khasim et al. 2021). In the diode-clamped inverter, many capacitors in series divide the DC bus voltage separating capacitor voltages, generating the voltage levels.

Capacitors are impossible to maintain, notably since there are many of them. Moreover, because of impartial balancing problems, a three-phase iteration with this system is hard to formulate. In comparison to traditional converters such as the FCT (Salem et al. 2021), CHB (Roy and Sadhu 2021), and neutral point clamped type (NPC)(Sameullah and Chandel 2016). Present multilevel inverter schemes employ a fewer number of components in the system. The quantity of circuit components grows in lockstep with the number of different levels in MLI, increasing complexity and overall cost (Almakhles et al. 2020). Capacitor voltage equalization is a difficult issue between FC-MLI and NPC-MLI since both are confined to five levels and therefore unable to cascade.

It thus reduces the voltage level to 1/2 with those of the inputs, resulting in a higher duty cycle but higher losses (Bhaskar et al. 2020). Varieties of studies have been conducted to reduce the elements of MLI, and numerous designs have been recommended depending on the various layers that face obstacles (Dhanamjayulu et al. 2020),(Mukundan et al. 2020). Isolated and non-isolated MLIs are the two types. A separate DC source is used in isolated inverters, whilst a single source is used in non-isolated inverters (Mondol et al. 2020). In addition, standalone inverters are classified as symmetrical or asymmetrical. The symmetrical design of MLI with lookup tables or binary techniques has an identical value for each DC source; however, the alternative option of MLI with lookup tables or binary techniques has varied values for DC sources (Ponnusamy et al. 2020).

Numerous alternative topologies are compatible with either of the arrangements suggested in (Siddique, Mekhilef, et al. 2020). The asymmetrical design is ideal for solar power generation in low to moderate systems, where PV module tuning may be done fast. When choosing between isolated and non-isolated systems for PV penetration, isolated MLI is the best option. The adjustment of voltage for non-isolated MLI like FCT and NPC, on the other hand, is a difficult problem (Siddique, Alamri, et al. 2020). In the domain of high-power medium-voltage power networks, multi-level proposed converter had lately emerged as a must-have option. MLI generates voltages with stepped waveforms at their output using a mix of semiconductor switches and capacitor voltage sources. These inverters outperform typical inverters in several ways, especially in high-power situations (Khan et al. 2020).
A few of the benefits of such MLI was that it yielded almost sinusoidal output voltage waveforms, therefore optimizing the DC output. Consequently, the harmonic content is kept to a minimum. Switching losses are decreased as well (Dhara and Somasekhar 2020). Additionally, the filters needed to regulate the output voltage is low, small, and affordable hardware, leading to a setup that is simpler, lightweight, but less costly. A control approach is required for a PV-fed inverter to produce a steady DC voltage. In a solar standalone PV system, a conventional PI controller is used to choose an appropriate duty cycle for the DC-DC converter considering contrast in the converter result against a benchmark (Shuvo et al. 2019).

The MPPT approach does not allow direct regulation of the DC-DC converter; therefore, alternative approaches have been suggested to address this problem for freestanding photovoltaic energy. Numerous sophisticated approaches, including artificial intelligence (AI), practical swarm optimization (PSO), fuzzy and genetic algorithms (F&GA), have recently demonstrated smart control over data sets to modulate voltages (Vijeh et al. 2019). The decision of an MPPT methodology for the desired purpose is a difficult undertaking since each method does have its own set of advantages and disadvantages (Siddique et al. 2019). Due to various inherent ease of installation, MPPT methods such as hill climbing (HC), perturbation, and observance (P&O) are commonly employed. Existing techniques such as fuzzy, P&O, and INC techniques fail to extract global MPP point (GMPPP) under temporary shade situations (Sahoo and Bhattacharya 2018).

MLI with DCT connection using MPPT has already been developed in several literary works, wherein output regulation may be performed by load capacity (Hota, Jain, and Agarwal 2018) either under stable solar irradiation (Vahedi, Sharifzadeh, and Al-Haddad 2018). MPPT adjusts the output of the solar PV to run at its full capacity, which is determined by temperature, loading, and irradiance. Considering the impact of climate and depending on weather, either solar irradiance level or temperature fluctuate throughout the day. As a result, it's critical to keep track of all these variables to get the most out of MPPP (Ho and Chun 2018). The capability to use DC power on the designated H-bridge cells distinguishes the CHB from other MLIs, leading to energy transformation split across much higher voltages for lower frequency inverters and lower voltages with higher frequency inverters.

Its approach for sequencing two-level and MLIs are described in (Babadi et al. 2018). The advantage of this strategy is that it does not need distinct sources for every step. The advantage of cascaded inverters is that they multiply reference voltage, level resulting in extremely low harmonics. Another benefit is that the large-volume inverter can be bought, however, the major low-power conditional inverter requires special manufacture (Blaabjerg, Gao, and Lim 2009). The cascaded design additionally eliminates the need for such a set of multiple DC voltages, which may be inconvenient in grid-connected energy technologies. Another advantage of the dual inverter design is that it may provide resilience, allowing for remedial action in the event of failure (Tete, Gupta, and Joshi 2021). Such architecture, on the other hand, necessitates the use of independent DC voltage sources. In MLI, managing these topologies becomes more complex as the number of stages grows.

In this paper, the modified H-bridge single-phase MLI control design with characteristics including both diode-clamped and CHB inverters are integrated. Furthermore, as compared to traditional inverters with a similar number of levels, this innovative topology has a lower number of switching devices. An improved sine wave PWM approach is used to eliminate harmonic distortion in a modified architecture of MLIs. In the MATLAB Simulink® environment, the inverter scheme is simulated. The simulation results achieved are displayed to demonstrate that the proposed control is
The modelling of PV and boost converter is illustrated in Section II. The working of a modified single-phase 7-level inverter and improved sine wave PWM technique is illustrated in detail in Section III. Section IV consists of MATLAB / Simulink® implementation and a detailed discussion on its outcomes, while Section V ends with a conclusion and the future scope.

II. PV and Boost Converter Modelling

Photovoltaic modeling is an integral part of assessing a solar PV system. PV Panels have a DC-DC boost converter, and a 7-level MLI are all the part of total proposed topology, which is depicted in Fig. 1. The solar PV system may be calculated using three different approaches, which are I-V characteristics, P-V characteristics, and solar irradiance / temperature having partial shading conditions. PV is a combination of the terms 'photo and voltaic': photo symbolizes photonic energy and voltaic represents electrical energy (Poorfakhraei, Narimani, and Emadi 2021). Implying that the energy is converted from solar-based photons to electricity. A solar PV array is made up of several sorts of modules, each of which contains solar cells. P-N semiconductor diodes are included in this (Khasim et al. 2021). The planned PV tends to change its output when temperature and environmental circumstances change.

As a result, the elements to consider while modeling a solar PV system are listed below:

a. Solar PV Equivalent circuit

![Solar PV equivalent circuit](image)

Fig. 1. Solar PV equivalent circuit (Khasim et al. 2021)

Internal resistances $R_s$ and $R_p$ are connected in series and parallel, respectively in parallel to the diode in the solar cell, forming an analogous circuit as illustrated in Fig. 1. $V_{PV} = \text{output voltage and } I_{PV} = \text{output current}$ is denoted for a solar cell. These are obtained from Eq. (1) which shows the series/parallel connections of many PVs,

$$I_{PV} = \left( I_{ph} - I_0 \times \left[ \exp \left( \frac{q \times (V_{PV} + R_{se} \times I_{PV})}{N_{se} \times AKT} \right) - 1 \right] - \frac{(V_{PV} + R_{se} \times I_{PV})}{N_{par} \times R_{par}} \right)$$  \hspace{1cm} (1)

Where, $N_{se}$ = PV cells in series and $N_{par}$ = PV cells in parallel; $R_{se}$ = resistance in series; $R_{par}$ = resistance in parallel; $A$ = ideality factor, $K$ is Boltzmann’s constant = $(1.3806 \times 10^{-23} J/K)$; and $T = \text{gradient temperature}$. The $I_p = \text{generated current dependent on irradiance and gradient temperature}$ as shown in Eq. (2) as

$$I_p = \left[ I_{SCC-ST} + K_i (T - T_{STM}) \right] - \left( \frac{G}{G_{STM}} \right)$$  \hspace{1cm} (2)

Where, $I_{SCC-ST}$ is a short-circuited current (SSC) at appropriate test cases at STM; $K_i = \text{short-circuit current coefficient}$; $G$ (W/m$^2$) = irradiance on the cell surface; $G_{STM}$ (1000 W/m$^2$) = irradiance at STM; and the cell gradient temperature $= T_{STM}$. 

614
\[ I_D = \left( \frac{I_{SCC-ST} + K_i(T - T_{STM})}{\exp \left( (V_{OCV-ST} + K_{OCV}(T - T_{STC})/AV_{SC.th}) \right)} \right) \]

Where, \( V_{OCV-ST} = \) at the proper testing case of open-circuited voltage, \( K_{OCV} = \) open-circuit (OC) voltage coefficient, \( V_{SC.th} \) is solar cell thermal voltage.

\[ P_{PV} = V_{PV} \times N_{SH} \left[ I_{Ph} - I_0 \exp \left( \frac{qV_{PV}}{NSEAKT} \right) - \frac{V_{PV}}{NSE} \right] \]

\[ b. \text{ Boost Converter Equations} \]

A DC-DC boost converter connects with PV to the proposed inverter circuit. The boost converter is made up of a high-frequency inductor (L), capacitors (C1, C2), and switches (S1, S2). Based upon power switches, the boost converter offers three operating modes. The following relationship may be used to compute a converter's output voltage.

\[ V_0 = \frac{D}{1 - D} \times V_{in} \]

Where, \( V_0 = \) converter output voltage, \( D = \) percentage duty cycle and \( V_{in} = \) input DC voltage.

The boost converter’s critical inductor value is made from,

\[ L = \frac{V_{in}}{f_s \Delta I_L} \]

Where, \( f_s = \) switching frequency, \( I_0 = \) Output current, \( \Delta I_L = \) inductor current = 0.3\( I_0 \) and \( V_{in} = \) input voltage.

The critical value of the capacitor is obtained from,

\[ C = \frac{I_0}{(f_s \times \Delta V_0)D} \]

Where, \( \Delta V_0 = \) voltage ripple which should be 5% of the total output voltage.

III. Modified Single-Phase 7-Level Inverter:

\[ A. \text{ Working of Inverter Power Circuit:} \]

A block diagram that represents major blocks of the proposed scheme for open-loop control is shown in Fig. 2 scalar control; PWM generator, 7-level voltage inverter, and single-phase IM are the major blocks in the diagram. The supply frequency is given to the scalar control profile block to generate reference voltage for generating PWM. Accordingly, the PWM block set will generate the PWM pulses required to obtain seven-level output from the inverter.

![Block diagram of the proposed open loop scalar control-based scheme control of a single-phase IM using a modified H-bridge 7-level inverter](image_url)
The scalar control is named for the fact that it concentrates on the steady-state dynamic parameters. At the base speed, the induction motor draws the rated current and produces the rated torque. The magnetic field created by the stator is exactly proportional to the torque provided by the motor. As a result, the voltage provided to the stator is proportional to the flux multiplied by the stator's rotational velocity. As a result, the stator's flux is proportional to the applied voltage and frequency of the supply. The frequency may be altered to vary the motor's speed. Flux and hence torque may be maintained throughout a wide speed range by changing the voltage and frequency in the same proportion.

Stator Voltage ($V_{\text{stator}}$) $\propto$ [Stator Flux ($\phi_{\text{flux}}$)] × [Angular Velocity ($\omega$)]

$$V_{\text{stator}} \propto (\phi_{\text{flux}} \times 2 \times \pi \times f\text{req.})$$

$$\phi_{\text{flux}} \propto \frac{V_{\text{stator}}}{f\text{req.}}$$

Now, to keep the flux constant, the scalar control ratio must be constant for various speeds. As the speed of the motor is increased, the stator voltages must be increased to keep the scalar control ratio constant. The suggested single-phase 7-level inverter (SP-7LI) is built using a 5-level inverter described in [7] – [11]. As illustrated in Fig. 3, it is made up of a 1-phase traditional H-bridge, 2-bidirectional switches, and a capacitive voltage-based divider circuit comprising $C_1$, $C_2$, and $C_3$, respectively. The modified H-bridge type architecture provides significant advantages over alternative topologies for inverters with similar levels, such as fewer power electronic-based power switches/diodes, and capacitors. An R or R-L load receives the inverter's output power. With correct switching, the inverter may generate 7-output voltage levels from DC ($V_{\text{dc}}$). The functioning of suggested inverter type may suitably be divided into seven-switching states, as shown in Fig. 3. Moreover, Fig. 4{(a), (d), and (g)} show the operational states of a traditional inverter in order, whereas Fig. 4{(b), (c), (e), and (f)} illustrates ancillary conducting states as per proposed inverter that synthesizes 1$^{\text{st}}$ and 2/3$^{\text{rd}}$ states of the DC-bus voltages.

Fig. 3. Proposed single-phase 7 level inverter with modified H-bridge topology

Following are the 7 output voltage levels as follows.

1) Output Voltage ($+V_{\text{dc}}$): Switch $S_1$ and $S_3$ are switched ON, with the positive terminal connected to ($+V_{\text{dc}}$) and the negative terminal is connected to the ground. The rest of the switches are OFF and a voltage of $+V_{\text{dc}}$ is applied to the load side terminal, as shown in Fig. 4(a).

2) 2/3$^{\text{rd}}$ Positive Output ($+2V_{\text{dc}}/3$): Switch $S_5$ connects the positive terminal inclined towards the ground, whereas Switch $S_4$ connects the negative terminal to the surface. The remaining switches are switched OFF, and a voltage of $2V_{\text{dc}}/3$ is applied to the load terminals. The present active routes are depicted in Fig. 4(b).
3) 1/3\textsuperscript{rd} Positive Output (\(V_{dc}/3\)): Switch \(S_6\) connects the positive terminal to the ground, while Switch \(S_4\) connects the negative port to the ground. Rest of the switches are switched-OFF and load terminals are supplied with \(V_{dc}/3\) voltage. The active routes at this time are shown in Fig. 4(c).

4) Zero Output: Switches (\(S_3, S_4\)) are turned-on while remaining switches are switched-OFF. Contact "\(ab\)" is clipped, and the voltage supplied to the output load = 0. Active routes are described in Fig.4 (d).

5) 1/3\textsuperscript{rd} Negative Output (-\(V_{dc}/3\)): The connection between the positive-terminal is turned ON at \(V_{dc}\) by \(S_5\), whereas the negative terminal is linked at \(V_{dc}\) by \(S_2\). The remaining switches are switched-OFF, and a voltage of \(V_{dc}/3\) is applied towards the load. The present active routes are depicted in Fig. 4(e).

6) 2/3\textsuperscript{rd} Negative Port Output (-2\(V_{dc}/3\)): Two-way switch \(S_6\) connects the positive port of the battery to the ground, whereas the \(S_2\) switch connects the negative terminal towards the ground. The remaining switches are switched OFF, and the load terminals are supplied with a voltage of 2\(V_{dc}/3\). The current active routes are depicted in Fig. 4(f).

7) Maximum Output Negative (-\(V_{dc}\)): Switches \(S_2\) and \(S_3\) are turned ON, the negative terminal is connected to \(V_{dc}\), and the positive terminal is connected to the ground. The remaining switches are switched OFF, and a -\(V_{dc}\) voltage is applied to the load-end terminals. The present active routes are depicted in Fig. 4(g).

Fig. 4. Classification for output voltage \(V_{dc}\) when the switching combination is necessary for \(V_{ab}\)
(a) $V_{ab} = V_{dc}$, (b) $V_{ab} = 2V_{dc}/3$, (c) $V_{ab} = V_{dc}/3$, (d) $V_{ab} = 0$, (e) $V_{ab} = -2V_{dc}/3$, (f) $V_{ab} = -V_{dc}/3$, and (g) $V_{ab} = (−V_{dc})$

Table 1. ON/OFF Conditional Output Terminal Voltages of Power Electronic Switches

<table>
<thead>
<tr>
<th>$V_0$</th>
<th>$S_1$</th>
<th>$S_2$</th>
<th>$S_3$</th>
<th>$S_4$</th>
<th>$S_5$</th>
<th>$S_6$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$+V_{dc}$</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>$(+2V_{dc}/3)$</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>$(+V_{dc}/3)$</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>$0^*$</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>$(-V_{dc}/3)$</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>$(-2V_{dc}/3)$</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>$-V_{dc}$</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

The 7-output based voltage levels are described in Table 1. The PWM based signal is produced from a unique PWM-modulation approach. A carrier signal was compared to three distinct signals, viz., $V_{carrier} = (V_{ref1}, V_{ref2},$ and $V_{ref3})$. The distinct reference signals comprising similar type of the frequency and amplitude as per carrier-based signal with an in-phase offset is proportional to the carrier signal's amplitude. The carrier signal was compared to each of the reference signals. The $V_{ref1}$ would be differentiating from $V_{carrier}$. The resultant switching pattern is shown in Fig. 4. Moreover, switches ($S_1, S_3, S_5, S_6$) operate at the carrier-based signal frequency, whereas ($S_2, S_4$) are intended to operate at the carrier frequency.

B. Improved Modulation Technique

The suggested inverter functioned in 6-modes for 1-cycle of the main fundamental based frequency. For one cycle, Fig. 5 illustrates the PU (per-unit) voltage output signal ($V_{output}$). Following are the descriptions of the six modes:
Fig. 5. The single-phase 7 level inverter switching pattern.

Fig. 6. Illustration of Switching angles and seven-level output voltage ($V_{ab}$)
The suggested inverter works in 6-modes for 1-cycle of the main frequency. For one-cycle, the PU output-voltage signal is shown in Fig. 6. The following are the descriptions of the six modes:

- **Mode 1**: \(0 < \omega t < \theta_1\), and \(\theta_2 < \omega t < \pi\),
- **Mode 2**: \(\theta_1 < \omega t < \theta_2\), and \(\theta_3 < \omega t < \theta_4\),
- **Mode 3**: \(\theta_2 < \omega t < \theta_3\)
- **Mode 4**: \(\pi < \omega t < \theta_5\), and \(\theta_6 < \omega t < 2\pi\),
- **Mode 5**: \(\theta_5 < \omega t < \theta_6\), and \(\theta_7 < \omega t < \theta_8\),
- **Mode 6**: \(\theta_6 < \omega t < \theta_7\).

The modes tend to depend on the modulation-based index \((M_a)\). Consequently, with main single reference and carrier signal the modulation is defined as,

\[ M_a = \frac{A_{\text{main}}}{A_{\text{carrier}}} \]

For one main signal and two carrier-based signals the \(M_a\) becomes,

\[ M_a = \frac{A_{\text{main}}}{2 \times A_{\text{carrier}}} \]

Similarly, for proposed improved 7-level PWM, the MLI utilizes three carrier-based signals the \(M_a\) becomes

\[ M_a = \frac{A_{\text{main}}}{3 \times A_{\text{carrier}}} \]

Where, \(A_{\text{carrier}} = \text{peak-to-peak unit of the carrier wave and } A_{\text{main}} = \text{peak unit of the reference voltage wave } V_{\text{ref}}\).

When, \(M_a < 0.33\), the displacement of per phase-based angle is

- \(\theta_1 = \theta_2 = \theta_3 = \theta_4 = \pi \times 0.5\)
- \(\theta_5 = \theta_6 = \theta_7 = \theta_8 = \pi \times 1.5\)

On the other hand, when \(M_a > 0.33 < 0.66\), the determination of \(\theta_s, s = 1,2,4,5,6,8\) is

\[ \theta_1 = \sin^{-1} \left( \frac{A_{\text{carrier}}}{A_{\text{main}}} \right) \]

\(\theta_2 = \theta_3 = \pi \times 0.5\)
\(\theta_4 = \pi - \theta_1\)
\(\theta_5 = \pi + \theta_1\)
\(\theta_6 = \theta_7 = \pi \times 1.5\)
\(\theta_8 = 2\pi - \theta_1\)

If, \(M_a < 0.66\), the determination of \(\theta_s, s = 1,2,3,4,5,6,7,8\) is

\[ \theta_1 = \sin^{-1} \left( \frac{2 \times A_{\text{carrier}}}{A_{\text{main}}} \right) \]

\[ \theta_2 = \sin^{-1} \left( \frac{A_{\text{carrier}}}{A_{\text{main}}} \right) \]
\[ \theta_3 = \pi - \theta_2 \]
\[ \theta_4 = \pi - \theta_1 \]
\[ \theta_5 = \pi + \theta_1 \]
\[ \theta_6 = \pi + \theta_2 \]
\[ \theta_7 = 2\pi - \theta_2 \]
\[ \theta_8 = 2\pi - \theta_1 \]

When \( M_a \leq 0.33 \) to smallest reference wave \( V_{ref3} \) is evaluated to the triangle-based carrier signal. The behaviour of the inverter works similarly to the full-bridge 3-level PWM inverter. When \( M_a > 0.33 < 0.66 \), the \((V_{ref2}, V_{ref3})\) output is compared with the triangle-based carrier-wave. There are five DC-voltage levels in the output voltage. The \( M_a \) index is kept at 0.66 when 7-levels of \( V_{out} \) is to be created. To create pulses the 3 signals for reference is compared to the triangle-based carrier signal.

IV. MATLAB Implementation of the Proposed Scheme:

Because of its acute structure for the necessity of few deterministic parameters, the perturbance-and-observance (P&O) method is found in the proposed inverter. It perplexes, the terminal array-based voltage and evaluates the solar PV based output power to the preceding perturbing cycle. The attenuation of perturbance would continue for a certain orientation in the following cycle if the power was gaining; however, the orientation would be changed. It further implies that in every MPPT cycle, the array-based terminal voltage is disrupted; as a result, when the MPP point is achieved, P&O algorithm oscillates around.

Fig. 7. Single Phase 7-Level Inverter in MATLAB / Simulink® Environment
Fig. 8. Cascaded Method of Diode-Clamped Inverter with 7-Levels

Fig. 9. MATLAB/Simulink® Model of a Seven-Level Single-Phase Inverter

Fig. 7 shows the Simulink model, which includes Inverter Bridge of Cascaded type, gate pulses-based electronic switching, loading arrangements, current-based measurement, and voltage-based measurement systems. The scope in the Simulink® also shows all of the essential measurements. It has a block diagram-like structure. When obtaining results with a pure load resistance, the used R-L load is replaced with a simply R-load. The subsystem consists of DC supply, IGBT switches with diodes and the DC-linked capacitor arrangement is depicted in Fig. 8. Each of the subsystems is thoroughly detailed. The essential steps for creating the seven-level output voltage are generated using three series capacitors of 1mF apiece and one input capacitor of 20mF in tandem. To restrict the current inrush during capacitor charging, a 220V DC supply is provided combined with one series resistance. Fig. 9 shows the evolution of gate pulses for driving these IGBT switches. Three reference waves are created with 180° phase shift using logical switching in which the sine wave utilizes a 3-sine wave function generates a positive sine type wave even in the negative half-cycle.
As a result, just three positive reference waves are created using a switch configuration, and a 6-sine wave function is employed. Fig. 10 depicts the gate pulse development system’s configuration. The biases of these three reference waves are compared to a triangle carrier wave with a frequency of 2 kHz. Fig. 11 depicts these signals.

The switching pattern is also created for each of the 6-IGBTs. Fig. 10, 11, and 12 illustrate the gate patterns for the IGBT switch (S₁ - S₃) pair, (S₂ - S₄) pair, and (S₅ - S₆) pair, correspondingly.

**Fig. 10. PWM Generation**

**Fig. 11. Response of Switches S₁ and S₃ based on PWM signals.**

**Fig. 12. Response of Switches S₂ and S₄ based on PWM signals.**
V. Results and Discussions:

Fig. 14 depicts a seven-level voltage output waveform. The response clearly shows 7-voltage steps levels. The situation is the same for both R and R-L loads. Fig. 14 also shows the instantaneous voltage waveform. Fig. 15 and 16 illustrates current waveforms for R- and RL-loads of 100 Ω and R = 10 Ω, L = 70mH, respectively. For the RL-load, distortions in the current waveform may be seen.

**Fig. 13.** $S_5$ and $S_6$ based PWM signals.

**Fig. 14.** Output Voltage-Waveform

**Fig. 15.** R-load based Current-Waveform
Fig. 16. RL load based Current-Waveform

Figs. 17(a) and 17(b) illustrate FFT analysis utilizing Nyquist frequency to compute THD for the present waveform in the case of R and R-L loads.

Fig. 17. (a) THD Analysis of current waveform in the case of R-load, and (b) RL-load
A. **THD Analysis for 3, 5, And 7 Level Inverter for R- and RL-Load**

For expected single-phase 7 levels modified H-bridge inverter, by adjusting the values of modulation index ($M_a$), the output level of the inverter can be controlled.

- a. $M_a \leq 0.33$, the inverter behaves as a typical full-bridge three-level PWM inverter.
- b. For $M_a \sim 0.33$ to 0.66, a five-level output voltage if the inverter is obtained.
- c. For $M_a > 0.66$, the seven-level output voltage is obtained.

Verification of the effect of THD, the proposed scheme of single-phase inverter is run for various levels of operations under R and RL loads. The value of R- and RL- is 100 $\Omega$ and 0.02H respectively. The graphs representing the percentage THD are shown using the FFT analysis tool in MATLAB / Simulink®.

**Case 1:** Single-phase 7-level inverter for R-load THD analysis.

**Fig. 18.** THD Analysis of Current Waveform with $M_a = 0.83$, 7 level, R-load, THD = 23.66%

**Case 2:** Analysis of THD for single-phase 5-level inverter, for R-load.

**Fig. 19.** THD Analysis of Current Waveform with $M_a = 0.55$, 5 level, R-load, THD = 42.10%

Analysis of THD of Current Waveform in 5-Level Inverter with R-Load
Case 3: Analysis of the THD for single-phase 3-level inverter, for R-load.

Fig. 20. THD of Current Waveform with $M_s = 0.33$, 3 level, R-load, THD = 70.07%

Case 4: Analysis of THD of SP-7MLI single-phase 7-level inverter for RL-load.

Fig. 21. THD Analysis of Current Waveform with $M_s = 0.83$, 7 level, RL-load, THD = 1.35%

Case 5: Analysis of THD of SP-5MLI single-phase for RL load.

Fig. 22. THD Analysis of Current Waveform with $M_s = 0.55$, 5 level, RL-load, THD = 2.32%

Case 6: THD analysis of single-phase 3 level inverter for RL load.
Table 2. Comparison of Various Levels of Inverter Output and its THD Analysis for R- and RL-Load

<table>
<thead>
<tr>
<th>Modulation Index ((M_a))</th>
<th>(M_a = 0.33) ((0 &lt; M_a \leq 0.33))</th>
<th>(M_a = 0.55) ((0.33 &lt; M_a \leq 0.66))</th>
<th>(M_a = 0.83) ((0.66 &lt; M_a \leq 1))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type of Inverter</td>
<td>3 Level</td>
<td>5 Level</td>
<td>7 Level</td>
</tr>
<tr>
<td>Type of Load</td>
<td>(R = 100 \Omega)</td>
<td>(R = 100 \Omega, L = 0.02 \text{ H})</td>
<td></td>
</tr>
<tr>
<td>THD%</td>
<td>70.07</td>
<td>42.10</td>
<td>23.66</td>
</tr>
<tr>
<td>THD%</td>
<td>2.27</td>
<td>2.32</td>
<td>1.35</td>
</tr>
</tbody>
</table>

Table 2 represents the output of current waveforms and its THD-based analysis for 3-, 5-, and 7-level output of inverter-based topology considering R- and RL-load. Observations for R and RL load; as the output-based level of inverter is increased, the percentage of THD goes on decreasing. For three-level inverter output, the percentage of THD is more as compared to seven-level inverter output for R and RL load conditions. These THD percentages are significantly lower than those reported in [12] for three-level and five-level inverters with identical inverter architecture. The proposed inverter design has successfully achieved reduced distortion in the current-based waveforms. This will suitably be useful for a single-phase induction motor concerning regulation in speed using the proposed scalar control-based control technique.
Table 3. Operation of Motor for different Voltages and frequencies

<table>
<thead>
<tr>
<th>V_{dc}(V)</th>
<th>Vtg. (V)</th>
<th>Freq. (Hz)</th>
<th>Speed (N)</th>
<th>T (Nm)</th>
<th>V/f</th>
<th>I (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>398</td>
<td>229.9</td>
<td>50</td>
<td>1474</td>
<td>2</td>
<td>4.48</td>
<td>4.23</td>
</tr>
<tr>
<td>372</td>
<td>206</td>
<td>45</td>
<td>1329</td>
<td>2.09</td>
<td>4.57</td>
<td>7.71</td>
</tr>
<tr>
<td>342</td>
<td>184</td>
<td>40</td>
<td>1166</td>
<td>2.04</td>
<td>4.61</td>
<td>11.09</td>
</tr>
<tr>
<td>315</td>
<td>161</td>
<td>35</td>
<td>938</td>
<td>1.87</td>
<td>4.60</td>
<td>14.77</td>
</tr>
<tr>
<td>294</td>
<td>136.5</td>
<td>30</td>
<td>835</td>
<td>1.79</td>
<td>4.59</td>
<td>11.46</td>
</tr>
<tr>
<td>276</td>
<td>114</td>
<td>25</td>
<td>710</td>
<td>1.85</td>
<td>4.54</td>
<td>11.79</td>
</tr>
</tbody>
</table>

Table 3 shows the various parameters of the motor for the corresponding change in reference frequency. Here reference torque is kept constant to 2N-m. As the frequency is changed in the step size of 5Hz there is a change in all parameters of the motor which can be seen from the table. It can be noted that as the frequency of the motor decreases, the applied stator voltage is also decreased to keep the scalar ratio is kept constant at 4.6 value. Table 4 annotates that voltage remains constant as the motor is loaded by incremental steps of 0.5 N-m, but the frequency drops slightly. This change can be observed in the increasing scalar ratio. In addition, developed torque is the same as applied torque.

Table 4. Performance of the Motor for Varying Torque

<table>
<thead>
<tr>
<th>T (Nm)</th>
<th>Vtg. (V)</th>
<th>Speed (RPM)</th>
<th>Scalar Control</th>
<th>I (A)</th>
<th>T_{dev} (Nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5</td>
<td>230.1</td>
<td>1493</td>
<td>4.62</td>
<td>3.8</td>
<td>0.5</td>
</tr>
<tr>
<td>1</td>
<td>230.2</td>
<td>1487</td>
<td>6.64</td>
<td>3.9</td>
<td>0.99</td>
</tr>
<tr>
<td>1.5</td>
<td>229.9</td>
<td>1482</td>
<td>4.65</td>
<td>4.2</td>
<td>1.5</td>
</tr>
<tr>
<td>2</td>
<td>230.1</td>
<td>1476</td>
<td>4.67</td>
<td>4.3</td>
<td>1.99</td>
</tr>
<tr>
<td>2.5</td>
<td>230.1</td>
<td>1468</td>
<td>4.69</td>
<td>4.46</td>
<td>2.49</td>
</tr>
<tr>
<td>3</td>
<td>230</td>
<td>1460</td>
<td>4.72</td>
<td>4.8</td>
<td>2.99</td>
</tr>
</tbody>
</table>

The PV panels are selected of 36V, 100W of 4 each. As the motor is considered of 230V, 0.5HP, the type of the MPPT used is P&O. The boost converter converts the voltage from 120V to 350V. Moreover, the motor runs at the full load with output power and efficiency. From Table 5, with a change in the number of MLI levels, the PV power and motor power allow to decrease the percentage THD from 23.71% to 6.74% and at the same time increase the efficiency from 94.83% to 97.24%, respectively.
### Table 5. Performance of Motor Varying Solar Conditions

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Inverter Level</th>
<th>PV Power (W)</th>
<th>Motor Power (W)</th>
<th>Efficiency (η)</th>
<th>Percentage THD (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>2-Level</td>
<td>370</td>
<td>350.9</td>
<td>94.83</td>
<td>23.71</td>
</tr>
<tr>
<td>2.</td>
<td>3-Level</td>
<td>371.4</td>
<td>355.2</td>
<td>95.63</td>
<td>14.68</td>
</tr>
<tr>
<td>3.</td>
<td>5-Level</td>
<td>373.2</td>
<td>357.1</td>
<td>95.68</td>
<td>9.45</td>
</tr>
<tr>
<td>4.</td>
<td>7-Level</td>
<td>374</td>
<td>363.70</td>
<td>97.24</td>
<td>6.74</td>
</tr>
</tbody>
</table>

### VI. Conclusion:

The modified H-bridge single-phase 7-level inverter is proposed in this research. The voltage levels were driven with an improved sine wave PWM technique, and the results reveal the 7-level inverter voltage based output levels as $(V_{dc})$, $(2V_{dc}/3)$, $(V_{dc}/3)$, 0, $(-V_{dc})$, $(-2V_{dc}/3)$, $(V_{dc}/3)$. Its design was simulated in MATLAB / Simulink® environment. The R- and RL-load findings as well as the percentage THD are discussed in this study. By altering the $M_a$ based on its percentage THD these 7-level inverter outputs were compared with three and five-level inverters utilizing the identical inverter arrangement. This inverter was also put to the test using a single-phase IM. The suggested inverter was used to drive 0.5HP IM utilizing a scalar control approach. The results demonstrate that this approach of speed control is effective. It may be concluded that the suggested system is completely implementable in real-world applications and can demonstrate that it improves their power quality.

### Acknowledgments:

This work was supported by the Aethertec Innovative Solutions, Bavdhan, Pune, India.

### References:


Conversion Congress and Exposition, Proceedings.
https://doi.org/10.1109/ECCE.2016.7855423.


