

ASIC Flash Analog to Digital Convertor Using Operational Amplifier

¹ C.Kalamani , ² Ram Karthik Kumar K, ³ Kalai Selvi B, ⁴ R.Ponneela Vignesh

¹Associate Professor

Department of Electronics and Communication Engineering

Tamilnadu Engineering College, Coimbatore

²Assistant Professor

Department of Electronics and Communication Engineering,

Tamilnadu College of Engineering, Coimbatore

³Assistant Professor

Department of Electrical and Electronics

Engineering

Jai Shriram Engineering College, Tirupur

⁴Assistant Professor

Department of Electronics Communication

Engineering Tamilnadu College of Engineering, Coimbatore

Abstract—

Because digital signals are easier to store and send than analogue signals, they are also more dependable, secure, and accurate. Additionally, noise has less of an impact on digital transmissions than it does on analogue ones. Digital signals find widespread use in numerous applications. Signals from analogue sources are converted to digital ones using analogue to digital converters. This project aims to construct a Flash ADC with 8 bits. An EDA tool called Cadence is used to implement Flash ADC. Results of synthesis are produced for power and speed. The Flash ADC findings have been examined and contrasted.

Keywords—Flash ADC, Analog to digital convertor, Priority encoder.

Introduction

In the modern world, digital communication is essential since digital communications utilise less bandwidth than analogue signals and are less susceptible to noise. Analogue to Digital Converter (ADC) can be used to accomplish the analogue to digital conversion. An electrical integrated circuit that transforms an analogue voltage input into a digital number is called an analogue to digital converter.

There have been several ADC proposals made in the past. Below are some examples of earlier ADC design-related work. Increasing speed, sample rate, and resolution has been the main emphasis of research on analogue-to-digital converters (ADCs) for the last ten years. Four-way interleaved very fast ADC for communication in the unlicensed frequency band about 60GHz has been published [1] together with the study and implementation of comparator in CMOS 50nm technology. Remaining gain error, DAC error, and op amp nonlinearity can be eliminated with a pipelined ADC calibration technique and a precise resistor ladder topology [2]. With a power consumption of 55 mW, the ADC reaches 53 dB SNDR claimed because to its high-speed, low-power op amp design.

A brief overview of the analogue to digital conversion process is provided in Energy-Efficient Analogue to Digital Converter for Digital Signal Processing and Classification Applications by [3]. Two steps are used to accomplish this: quantization and sampling. Certain parameters—such as resolution, SNR, and SFDR—are more crucial throughout the conversion process and are covered in this work. The ADC's performance is evaluated using quantization error, DNL, and INL, all of which have set values. ADCs come in a variety of forms, which are also discussed in the literature on this analogue to digital conversion.

Eight-bit low-power analog to digital converter (ADC) in 180 nanometers. Analog-to-Digital Converters (ADCs) are helpful building blocks in many applications, including data storage, read channels, and optical receivers in digital communication, according to CMOS Technology by [4]. This is because ADCs serve as the interface between digital signal processors and analogue signals found in the real world. Double edge triggered D-flip flops (DETDF), which combine excellent accuracy and low power consumption, can be utilised to create ADCs with low optimum delay using standard CMOS technology and low-cost VLSI implementation. Scaled CMOS technology-based ADCs can be utilised in implantable or portable biomedical applications, as well as wireless ones, and they run on a small amount of battery power.

Analog-to-Digital Converters (ADCs) are helpful building blocks in many applications, including data storage, read channels, and optical receivers in digital communication, according to CMOS Technology by [4]. This is because ADCs serve as the interface between digital signal processors and analogue signals found in the real world. Double edge triggered D-flip flops (DETDF), which combine excellent accuracy and low power consumption, can be utilised to create ADCs with low optimum delay using standard CMOS technology and low-cost VLSI implementation. Scaled CMOS technology-based ADCs can be utilised in implantable or portable biomedical applications, as well as wireless ones, and they run on a small amount of battery power.

I. PROPOSED METHOD

Flash ADCs use a network of comparators and a parallel comparison technique to provide quick digital conversion of analogue signals. They are appropriate for applications needing accurate and timely analog-to-digital conversion because of their speed. Block diagram of Flash ADC is shown in Fig. 1.




Fig.1 Block diagram of Flash ADC.

Flash ADCs transform an analogue input voltage into a digital output by means of a network of comparators.

Through the use of a ladder network of resistors, the analogue input voltage is separated into multiple voltage ranges.

In the network, each voltage range is associated with a certain comparator. The comparator network, which consists of a set of comparators equal to the number of digital bits in the output, is the brains behind a Flash ADC.

The resistor ladder network's reference voltages and the input voltage are simultaneously compared by the comparators. Every comparator produces a binary result that indicates if the input voltage is higher or lower than the reference voltage.

For the purpose of creating the digital representation of the analogue input, the binary outputs from each comparator are then concatenated. Because each comparator runs separately and in parallel, flash ADCs are renowned for their fast operation.

The number of comparators in the network determines the resolution of a Flash ADC; more comparators are needed for higher resolution. Applications including data acquisition systems, medical imaging, and telecommunications where high-speed and high-resolution conversions are essential frequently use flash ADCs. While flash ADCs are great for high-speed applications, they cannot be as power-efficient as other ADC types, particularly when resolution goes up. Based on the particular requirements of the application, designers frequently have to carefully examine trade-offs between speed, power consumption, and resolution. Operational amplifier is designed using virtuoso tool and block diagram of opamp is shown in figure2. The comparator is designed using Op-amp.




Fig.2. Block diagram of op-amp




Fig3.Logic Diagram of Priority Encoder:

Figure3 shows the logic diagram of priority encoder and it is designed using cadence tool. The flash ADC is designed using comparator and priority encoder. Thus the proposed ADC has better performance than existing methods.




Fig.6 Output results of comparator




Fig.7Schematic diagram 8 to 3 priority encoder




Fig.8.Results of 8x3 priority encoder




Fig.9 Schematic diagram of Flash ADC




Fig.10. ADC output for analog i/p 7

TABLE I

COMPARISON OF POWER, DELAY AND PDP

parameter	Comparator	Priority Encoder	Flash ADC	7	8	9
Power (mw)	2.335	1.661	148.5	19.4	36.2	0.66
Delay (ps)	2.62×10^9	267.6	191.8		1877	
Power delay product (pJ)	0.006	4.4	0.283			

The comparison of power consumption is slightly more compared with existing methods but delay is lesser than other methods. so it has high conversion speed compared with other methods.

Conclusion

. A simple and fast Flash ADC architecture that uses a Opamp comparator and an 8 to 3 priority encoder has been proposed. The circuit design and simulation results of 3-bit Flash ADC using 180nm technology have been presented using cadence. Flash ADC is power hungry and complex circuit, so it is a challenge to design and implement low power ADC with high speed applications. Moreover, the architecture of ADC can be extended from medium-to-high resolution applications because of the simplicity of the circuit and also the circuit should be portable to smaller feature size CMOS technologies with lower supply voltages.

References

- [1]. Dharmendra B. Mavani, ArunB.Nandurbarkar, “Study and Implementation of comparator in CMOS 50nm Technology”, International Journal Of research and engineering Technology (IJRET), Vol. 3, Feb. 2014.
- [2]. Ashutosh Verma and Behzad Razavi, “A 10-Bit 500-MS/s 55-mW CMOS ADC”, IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 3039-3050 , 2009.
- [3]. Srinivasan Narayanamoorthy, HadiAsghari Moghaddam, Taejoon Park, and Nam Sung Kim, “Energy-Efficient Analog to Digital Converter for Digital Signal Processing and classification applications”, IEEE Transaction on VLSI Systems, Vol. 23, No. 6, pp.1180-1184, Jun. 2015.
- [4]. HarshitDosi, Rekha Agrawal and Suresh, “Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology”, International Journal of Science and Research (IJSR), Vol.2 Issue 7, July 2013.
- [5]. Manish Kumar, “Design of an efficient 8-bit Flash ADC for Optical Communication Receivers”, Proceeding of International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016.
- [6]. Murugesh H M and Nagesh K N, “Implementation of 4-bit Two Step Flash ADC Using 180nm Technology”, International Journal For Technological Research In Engineering Vol. 3, no.10, June-2016.
- [7]. Neha and Amana Yadav, “Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Technology”, Int. Journal of Engineering Research and Applications ,Vol. 6, Issue 6, June 2016, pp.77-82.
- [8]. Pradeep Kumar, Amit Kolhe, “Design & Implementation of Low Power 3-bit Flash ADC in 0.18 μ m CMOS”, International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1 Issue-5, November 2011.
- [9]. A. Saxena, A. Yadav and S. Wairya, "Design Analysis of 3-Bit Flash ADC using Low-Offset and Low-Power Opamp," 2023 10th International Conference on Signal Processing and Integrated Networks (SPIN), 2023, pp. 502-507, doi: 10.1109/SPIN57001.2023.10116426.